



# THE DEVELOPER'S CONFERENCE

## **Resolvendo os Gargalos do Edge**

FPGAs: De monstros a solução

**João Dullius**

Engenheiro de Aplicações - BP&M

# O palestrante

**BP&M**  
Representações

 THE  
DEVELOPER'S  
CONFERENCE



- Engenheiro de Aplicações
  - Processamento Embedded
  - FPGAs

João Dullius  
BP&M Representações  
joadullius@bpmrep.com.br



 **BROADCOM**

 **AVAGO** Authorized Representative

 **XILINX**

 **Littelfuse**

 **Micron**

**FINISAR**

 **IDT**

 **Pulse**  
Electronics

 **Grayhill**  
Intuitive Human Interface Solutions

 **TELINK**  
SEMICONDUCTOR

 **GaN** Systems

 **EVE**  
PHOTO-VOLTAIC ENERGY

 **ZETTLER**  
AMERICAN ZETTLER, INC.

 **NORTHFORGE**

# Internet of Everything





A hand holding a high-pressure water hose, spraying water against a wall. The water is being sprayed in a powerful, focused stream, creating a misty spray. The background is a textured wall, possibly made of brick or stone, with some green moss or algae visible on the left side. The overall scene is dynamic and emphasizes the power of the water.

**Qual a quantidade de dados gerada diariamente?**

**2.5 Exabytes  
de dados gerados por dia**

**90% dos Dados do Mundo  
gerados nos últimos 2 anos**

**Mais de 60 Yottabytes  
serão usados em AI em 2019**

Source: Forbes <https://www.forbes.com/sites/bernardmarr/2018/05/21/how-much-data-do-we-create-every-day-the-mind-blowing-stats-everyone-should-read/#558a143f60ba>



THE DEVELOPER'S  
CONFERENCE

# VoT - Video of Things<sup>®</sup>

BP&M  
Representações



THE  
DEVELOPER'S  
CONFERENCE



# VoT - Video of Things<sup>®</sup>

BP&M  
Representações



THE  
DEVELOPER'S  
CONFERENCE

720p

1080p

5MP

4K

40 feet  
Wide Field of View  
Digital Zoom

CHESAPEAKE  
& MIDLANTIC  
MARKETING  
www.MidChes.com

M609643

M609643

M609643

M609643

5:19 / 12:55

BOSCH



# VoT - Video of Things<sup>®</sup>

**BP&M**  
Representações



THE  
DEVELOPER'S  
CONFERENCE

720p

1080p

50 feet  
Wide Field of View  
Digital Zoom

BOSCH  
powered for life

5MP

4K

CHESAPEAKE & MIDLANTIC  
MARKETING  
www.MidChes.com

5:56 / 12:55

# VoT - Video of Things<sup>®</sup>

BP&M  
Representações



THE  
DEVELOPER'S  
CONFERENCE

720p

1080p

5MP

4K

100 feet  
Wide Field of View  
Digital Zoom

CHESAPEAKE  
& MIDLANTIC  
MARINE

www.MidChes.com

BOSCH

6:28 / 12:55



# VoT - Video of Things<sup>®</sup>

**BP&M**  
Representações



THE  
DEVELOPER'S  
CONFERENCE

**720p**

**1080p**

**5MP**

**4K**

**170 feet**  
Wide Field of View  
Digital Zoom

**CHESAPEAKE & MIDLANTIC**  
MARINE  
[www.MidChes.com](http://www.MidChes.com)


6:55 / 12:55

**BOSCH**  
Invented for life

# VoT - Video of Things<sup>®</sup>

**BP&M**  
Representações

 THE  
DEVELOPER'S  
CONFERENCE



# VoT - Video of Things<sup>®</sup>

**BP&M**  
Representações



THE  
DEVELOPER'S  
CONFERENCE

Resolution	H.264	MJPEG
1MP (1280*720)	2 Mbps per camera	6 Mbps per camera
2MP (1920*1080)	4 Mbps per camera	12 Mbps per camera
5MP (2560*1960)	10 Mbps per camera	30 Mbps per camera
4K (3840*2160)	18 Mbps per camera	64 Mbps per camera




# Rede 4G

16/07/19

Palestra Yara Senger

Sala Stadium



16/07/19

Palestra Alberto Cardoso

Sala IoT



# Privacidade de dados e Segurança



- Mais de **100M** de **devices IoT** na área medica estão **atualmente** instalados, crescendo para **161M** em **2020**
- Executivos dizem que **privacidade (59%)**, integração de sistemas **legados (55%)** e **segurança (54%)** são as três maiores barreiras travando a adoção de IoT na área médica atualmente



# Privacidade de dados e Segurança



## Industrial Security "Lifecycle"

Security vs. Time w/out Maintenance





# Privacidade de dados e Segurança



## Bolsonaro sanciona lei que cria autoridade de proteção de dados

Órgão será responsável por fiscalizar o uso de informações pessoais por empresas




# PoT - Physics of Things<sup>®</sup>

BP&M  
Representações



THE  
DEVELOPER'S  
CONFERENCE

## Physics of Systems



Distância NYC/LA: 2,800 milhas  
Velocidade da luz: 186,000 milhas/s  
Round trip:  $2 \cdot 2800 / 186000 = 30\text{ms}$   
**Frequência de Controle = 10ms**



# GARGALOS DE PROCESSAMENTO



# AI Computer Vision



INPUT



init

System Performance

image  
read

image pre-  
processing

inference

Post-  
processing


OUTPUT

"Dog"




# Goodbye Moore Law

BP&M  
Representações



# CPUs são sequenciais!



# AI Computer Vision



INPUT



init

System Performance

image  
read

image pre-  
processing

ML Latency

GPU

Post-  
processing

OUTPUT


"Dog"



# AI Computer Vision




INPUT





# AI Computer Vision





# FPGA


O Monstro

# FPGAs




```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4
5 entity blinker_mod is
6     Port ( clock1 : in    STD_LOGIC;
7           ALLOUT  : out   STD_LOGIC_VECTOR (9 downto 0));
8 end blinker_mod;
9
10 architecture Behavioral of blinker_mod is
11     SIGNAL MainClk : STD_LOGIC -- logical clock
12     SIGNAL MainCounter : UNSIGNED (16 DOWNS0 0); -- count range from 0 to 181971 (2^18)
13     SIGNAL RESET : STD_LOGIC := '0'; -- currently not used
14
15     type state_type is (ST0,ST1,ST2,ST3,ST4,ST5,ST6,ST7,ST8,ST9);
16     attribute EHM_ENCODING : string;
17     attribute EHM_ENCODING OF state_type : type is "0100000011 010100011 0101100011 0000000011 0010000011 0000000011 01000011 01000111";
18     SIGNAL STATE: state_type := ST0; -- my type definition
19
20 begin
21
22     COUNT: PROCESS (RESET,MainClk)
23     BEGIN
24         IF (RESET = '1' or MainCounter >= "111001010100000") THEN MainCounter <= (OTHERS => '0'); -- 18000 clock cycles
25         ELSEIF (RISING_EDGE(MainClk)) THEN MainCounter <= MainCounter + 1;
26         END IF;
27     END PROCESS COUNT;
28
29
30     SLOW: PROCESS (MainClk)
31     BEGIN
32         -- pause for bus = 10clk cycles with 8KHZ @ 10MHz
33         IF (MainCounter = "00000000000010100") THEN STATE <= ST1; -- 8 20 clk cycle TO transfer gate open
34         ELSEIF (MainCounter = "00000000000010101") THEN STATE <= ST2; -- 8 21 clk cycle PG photo gate open
35         ELSEIF (MainCounter = "00000000000011110") THEN STATE <= ST1; -- 8 30 clk cycle PG photo gate closed
36         ELSEIF (MainCounter = "0000000000011111") THEN STATE <= ST3; -- 8 31 clk cycle TO transfer gate closed
37         ELSEIF (MainCounter = "000000000010000") THEN STATE <= ST4; -- 8 32 clk cycle AS anti-blinking gate open
38         ELSEIF (MainCounter = "000000000011111") THEN STATE <= ST5; -- 8 47 clk cycle AS anti-blinking gate closed
39         END IF;
40     END PROCESS SLOW;
41
42     MainClk <= clock1;
43     with STATE select
44         ALLOUT <= "0100000011" WHEN ST0,
45                 "0100100011" WHEN ST1,
46                 "0101100011" WHEN ST2,
47                 "0000000011" WHEN ST3,
48                 "0010000011" WHEN ST4,
49                 "0000010011" WHEN ST5,
50                 "0100010011" WHEN ST6,
51                 "0100000011" WHEN ST7,
52                 "0100011001" WHEN ST8,
53                 "1100000011" WHEN ST9,
54                 "0100000011" WHEN OTHERS;
55 end Behavioral;
```

# FPGAs



# FPGAs

BP&M  
Representações







# FPGA

A Solução

# Zynq-7000

**BP&M**  
Representações



THE  
DEVELOPER'S  
CONFERENCE

## Single-Core


766MHz  
Artix-7 FPGA Fabric

## Dual-Core

800MHz  
Artix-7 FPGA Fabric

## Dual Core

1GHz  
Kintex-7 FPGA Fabric




## Application Processor




- Single or Dual Core
- Up to 1GHz

## High BW Memory



- L1/L2 Cache, OCM
- DDR2/3, LPDDR2 w/ECC

## FPGA Fabric



- 7 Series FPGA Fabric
- Custom Engines

## Integrated Peripherals



- USB, GigE, CAN
- UART, SDIO, I2C, SPI

## Tightly Coupled Domains



- 3000+ interconnects
- Up to 100Gb/s Bandwidth



## Integrated Analog



- Temp & Power Monitor
- 12-bit 1MSPS ADC


# Mais periféricos?

## Drag & Drop 100's de IP & Peripherals



- ✓ **Expanda** interfaces e features
- ✓ Adote os mais novos **protocolos**  
(e.g., EtherCAT, TSN, ...)
- ✓ Desenvolva um sistema **“Future-Proof”** e que evolui de acordo com o mercado

# Plataformas



# Aceleração em Hardware

1


System-Level Profiling

2

Toggle SW-HW Partitioning


3

System Optimizing Compiler





# Machine Learning with SoC/FPGA



# OpenCV Support with Automatic HW Acceleration

1


Cross-compile  
OpenCV application to  
Zynq (ARM A9/A53)



```
main() {  
cv::imread(A);  
cv::stereoRectify(A,B,C,D);  
cv::stereoLBM(C,D,out);  
cv::imshow(out);  
}
```

2

Profile and identify  
bottleneck functions



3

Minimal changes to the  
code and set functions to  
hardware.  
Compile for SW/HW.


## HW functions

Name	Clock Frequency (MHz)
stereoRectify	300
stereoLBM	300

```
main() {  
cv::imread(A);  
xF::stereoRectify<line>(A,B,C,D);  
xF::stereoLBM<win,n_disp>(C,D,out);  
cv::imshow(out);  
}
```

4

Run on the board



# xfOpenCV: 50+ Most Needed OpenCV Functions



Basic Functionality	Geometric Transforms	Image Processing and Filters	Feature Detection and Classifiers	3D Reconstruction	Motion Analysis and Tracking
Absolute difference	Scale/Resize	Box	Canny edge detection	StereoLBM	Mean Shift Tracking (MST)
Accumulate	StereoRectify	Gaussian	Fast corner		LK Dense Optical Flow
Accumulate squared	Warp Affine	Median	SVM (binary)		
Accumulate weighted	Warp Perspective	Sobel	Harris corner		
Arithmetic addition	Remap	Custom convolution	Histogram of Oriented Gradients (HOG)		
Arithmetic subtraction		Equalize Histogram	Hough Lines		
Bitwise: AND, OR, XOR, NOT		Dilate			
Pixel-wise multiplication		Erode			
Channel combine		Bilateral			
Channel extract		OTSU Thresholding			
Color convert		Thresholding			
Convert bit depth		Image pyramid			
Table lookup		Color Detection			
		Integral image			
		Gradient Magnitude			
		Histogram			
		Gradient Phase			
		Min/Max Location			
		Mean & Standard Deviation			

# Custom CV Function / Library Creation Flow

BP&M  
Representações

THE  
DEVELOPER'S  
CONFERENCE

1

Cross-compile

2

Write custom CV  
function in C, C++

3

Assign functions to  
hardware.  
Compile using SDSoC

4


Run on the board

```
main() {  
  cv::imread(A);  
  xF:stereoRectify<line>(A,B,C,D);  
  xF:stereoLBM<win,n_disp>(C,D,E);  
  CUSTOM_CV(E,out);  
  cv::imshow(out);  
}
```


```
CUSTOM_CV(E,out) {  
  #pragma HLS PIPELINE  
  for(...) {  
    #pragma HLS UNROLL  
    for(...) { ...  
    }  
  }  
}
```

## HW functions

Name	Clock Frequency (MHz)
stereoRectify	300
stereoLBM	300
CUSTOM_CV	300




# AI Computer Vision with SoC/FPGA





# AI Computer Vision with SoC/FPGA



# FPGAs - Brave New World

BP&M  
Representações

THE  
DEVELOPER'S  
CONFERENCE



MATLAB®  
& SIMULINK®



OpenCL



PYNQ™



96Boards.org

yocto  
PROJECT

VHDL  
Very High Speed Integrated Circuit  
Hardware Description Language

VERILOG

FFMPEG



OpenCV

gstreamer



Caffe



# THE DEVELOPER'S CONFERENCE