

THE DEVELOPER'S CONFERENCE

Resolvendo os Gargalos do Edge

FPGAs: De monstros a solução

João Dullius

Engenheiro de Aplicações - BP&M

O palestrante



João Dullius

BP&M Representações

joaodullius@bpmrep.com.br



- Engenheiro de Aplicações
 - Processamento Embedded
 - FPGAs

 BROADCOM®

 Avago TECHNOLOGIES Authorized Representative

 XILINX®

 Littelfuse®

 Micron®

 FINISAR®

 IDT

 Pulse
Electronics

 Grayhill
Interactive Human Interface Solutions

 TELINK
SEMICONDUCTOR

 GaN Systems


 EVE
PHOTO-VIDEO EQUIPMENT

 ZETTLER
AMERICAN ZETTLER INC.

 NORTHFORGE

Internet of Everything





Qual a quantiade de dados gerada diariamente?

**2.5 Exabytes
de dados gerados por dia**

**90% dos Dados do Mundo
gerados nos últimos 2 anos**

**Mais de 60 Yottabytes
serão usados em AI em 2019**

Source: Forbes <https://www.forbes.com/sites/bernardmarr/2018/05/21/how-much-data-do-we-create-every-day-the-mind-blowing-stats-everyone-should-read/#558a143f60ba>



THE DEVELOPER'S
CONFERENCE

VoT - Video of Things®

BP&M
Representações

THE
DEVELOPER'S
CONFERENCE




VoT - Video of Things®

BP&M
Representações



THE
DEVELOPER'S
CONFERENCE



VoT - Video of Things®

BP&M
Representações

THE
DEVELOPER'S
CONFERENCE



VoT - Video of Things®

BP&M
Representações

THE
DEVELOPER'S
CONFERENCE



VoT - Video of Things®

BP&M
Representações


THE
DEVELOPER'S
CONFERENCE



VoT - Video of Things®

BP&M
Representações

THE
DEVELOPER'S
CONFERENCE



VoT - Video of Things®

BP&M
Representações



Resolution	H.264	MJPEG
1MP (1280*720)	2 Mbps per camera	6 Mbps per camera
2MP (1920*1080)	4 Mbps per camera	12 Mbps per camera
5MP (2560*1960)	10 Mbps per camera	30 Mbps per camera
4K (3840*2160)	18 Mbps per camera	64 Mbps per camera

Rede 4G

BP&M
Representações

THE
DEVELOPER'S
CONFERENCE

16/07/19
Palestra Yara Senger
Sala Stadium



Privacidade de dados e Segurança



- Mais de **100M** de **devices IoT** na área medica estão **atualmente** instalados, crescendo para **161M** em **2020**
- Executivos dizem que **privacidade (59%)**, integração de sistemas **legados (55%)** e **segurança (54%)** são as três maiores barreiras travando a adoção de IoT na área médica atualmente



Privacidade de dados e Segurança



Industrial Security “Lifecycle”

Security vs. Time w/out Maintenance



Privacidade de dados e Segurança



Bolsonaro sanciona lei que cria autoridade de proteção de dados

Órgão será responsável por fiscalizar o uso de informações pessoais por empresas




THE DEVELOPER'S
CONFERENCE

PoT - Physics of Things®

BP&M
Representações


THE
DEVELOPER'S
CONFERENCE



Distância NYC/LA: 2,800 milhas
Velocidade da luz: 186,000 milhas/s
Round trip: $2 \cdot 2800 / 186000 = 30\text{ms}$
Frequência de Controle = 10ms

GARGALOS DE PROCESSAMENTO


AI Computer Vision




Goodbye Moore Law

BP&M
Representações

THE
DEVELOPER'S
CONFERENCE




CPUs são sequenciais!



AI Computer Vision

BP&M
Representações


THE
DEVELOPER'S
CONFERENCE



AI Computer Vision

BP&M
Representações

THE
DEVELOPER'S
CONFERENCE



AI Computer Vision

BP&M
Representações

THE
DEVELOPER'S
CONFERENCE




INPUT



- init

image
read




image pre-
processing



Post-
processing

OUTPUT

"Dog"





FPGA

O Monstro

FPGAs


BP&M
Representações



```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.all;
3 use IEEE.NUMERIC_STD.all;
4
5 entity blinker_mod is
6   Port(  clock : in  STD_LOGIC;
7         ALLOUT : out STD_LOGIC_VECTOR (9 downto 0));
8 end blinker_mod;
9
10 architecture Behavioral of blinker_mod is
11   SIGNAL MainCLK : STD_LOGIC := '0'; -- internal clock
12   SIGNAL MainCounter : UNSIGNED (16 DOWNTO 0); -- count range from 0 to 131071 (2^17)
13   SIGNAL RESET : STD_LOGIC := '0'; -- currently not used
14
15   type state_type is (ST0,ST1,ST2,ST3,ST4,ST5,ST6,ST7,ST8,ST9);
16   attribute EENM_ENCODING: STRING;
17   attribute EENM_ENCODING OF state_type: type is "0000000011_0100100011_0100000011_0010000011_0000100011_0100001100";
18   SIGNAL STATE: state_type := ST0; -- my type definition
19
20 begin
21
22   COUNT: PROCESS(RESET,MainCLK)
23   BEGIN
24     IF (RESET = '1' or MainCounter >= "11110011111110000") THEN MainCounter <= (OTHERS => '0'); -- 110000 clock cycles
25     ELSIF (RISING_EDGE(MainCLK)) THEN MainCounter <= MainCounter + 1;
26   END IF;
27   END PROCESS COUNT;
28
29
30   SLOW: PROCESS(MainCLK)
31   BEGIN
32     -- pause for 1ns = 10 clk cycles with MainCLK # 10MHz
33     IF (MainCounter = "00000000000101020") THEN STATE <= ST1; -- # 10 clk cycle TG transfer gate open
34     ELSIF (MainCounter = "00000000000011010") THEN STATE <= ST2; -- # 11 clk cycle PG photo gate open
35     ELSIF (MainCounter = "00000000000011110") THEN STATE <= ST3; -- # 10 clk cycle PG photo gate closed
36     ELSIF (MainCounter = "00000000000011110") THEN STATE <= ST4; -- # 11 clk cycle TG transfer gate closed
37     ELSIF (MainCounter = "00000000000011110") THEN STATE <= ST5; -- # 12 clk cycles AG antiblooming gate open
38     ELSIF (MainCounter = "00000000000011110") THEN STATE <= ST6; -- # 17 clk cycles AG antiblooming gate closed
39   END IF;
40   END PROCESS SLOW;
41
42 MainCLK <= clock;
43 with STATE select
44   ALLOUT <="01000000011" WHEN ST0;
45   "01001000011" WHEN ST1;
46   "01011000011" WHEN ST2;
47   "02000000011" WHEN ST3;
48   "00100000011" WHEN ST4;
49   "00000000011" WHEN ST5;
50   "01000010011" WHEN ST6;
51   "01000000011" WHEN ST7;
52   "01000001101" WHEN ST8;
53   "11000000011" WHEN ST9;
54   "01000000011" WHEN OTHERS;
55 end Behavioral;
```

FPGAs


BP&M
Representações



FPGAs

BP&M
Representações

THE
DEVELOPER'S
CONFERENCE



FPGA

A Solução

Zynq-7000

BP&M
Representações

THE
DEVELOPER'S
CONFERENCE

Single-Core

766MHz

Artix-7 FPGA Fabric

Dual-Core

800MHz

Artix-7 FPGA Fabric

Dual Core

1GHz

Kintex-7 FPGA Fabric

Application Processor



- Single or Dual Core
- Up to 1GHz

FPGA Fabric




- 7 Series FPGA Fabric
- Custom Engines


Tightly Coupled Domains



- 3000+ interconnects
- Up to 100Gb/s Bandwidth



High BW Memory



- L1/L2 Cache, OCM
- DDR2/3, LPDDR2 w/ECC

Integrated Peripherals



- USB, GigE, CAN
- UART, SDIO, I2C, SPI



Integrated Analog



- Temp & Power Monitor
- 12-bit 1MSPS ADC

Mais periféricos?

Drag & Drop
100's de IP & Peripherals




- ✓ **Expanda** interfaces e features
- ✓ Adote os mais novos **protocolos**
(e.g., EtherCAT, TSN, ...)
- ✓ Desenvolva um sistema **“Future-Proof”** e que evoluí de acordo com o mercado

Plataformas

BP&M
Representações

THE
DEVELOPER'S
CONFERENCE



Aceleração em Hardware

1


System-Level Profiling

2

Toggle SW-HW Partitioning

3

System Optimizing Compiler



Machine Learning with SoC/FPGA



Processor

image
read

image pre-
processing

Post-
processing

OUTPUT
"Dog"

FPGA

DPU



OpenCV Support with Automatic HW Acceleration

1

Cross-compile
OpenCV application to
Zynq (ARM A9/A53)

2

Profile and identify
bottleneck functions

3


Minimal changes to the
code and set functions to
hardware.
Compile for SW/HW.

4

Run on the board




```
main() {  
    cv::imread(A);  
    cv::stereoRectify(A,B,C,D);  
    cv::stereoLBM(C,D,out);  
    cv::imshow(out);  
}
```



HW functions

Name	Clock Frequency (MHz)
stereoRectify	300
stereoLBM	300

```
main() {  
    cv::imread(A);  
    xF::stereoRectify<line>(A,B,C,D);  
    xF::stereoLBM<win,n_disp>(C,D,out);  
    cv::imshow(out);  
}
```



xfOpenCV: 50+ Most Needed OpenCV Functions

Basic Functionality	Geometric Transforms	Image Processing and Filters	Feature Detection and Classifiers	3D Reconstruction	Motion Analysis and Tracking
Absolute difference	Scale/Resize	Box	Canny edge detection	StereoLBM	Mean Shift Tracking (MST)
Accumulate	StereoRectify	Gaussian	Fast corner		LK Dense Optical Flow
Accumulate squared	Warp Affine	Median	SVM (binary)		
Accumulate weighted	Warp Perspective	Sobel	Harris corner		
Arithmetic addition	Remap	Custom convolution	Histogram of Oriented Gradients (HOG)		
Arithmetic subtraction		Equalize Histogram	Hough Lines		
Bitwise: AND, OR, XOR, NOT		Dilate			
Pixel-wise multiplication		Erode			
Channel combine		Bilateral			
Channel extract		OTSU Thresholding			
Color convert		Thresholding			
Convert bit depth		Image pyramid			
Table lookup		Color Detection			
		Integral image			
		Gradient Magnitude			
		Histogram			
		Gradient Phase			
		Min/Max Location			
		Mean & Standard Deviation			

Custom CV Function / Library Creation Flow

BP&M
Representações



1

Cross-compile

2

Write custom CV
function in C, C++

3

Assign functions to
hardware.
Compile using SDSoc

4


Run on the board

```
main() {  
    cv::imread(A);  
    xF:stereoRectify<line>(A,B,C,D);  
    xF:stereoLBM<win,n_disp>(C,D,E);  
    CUSTOM_CV(E,out);  
    cv::imshow(out);  
}
```

```
CUSTOM_CV(E,out) {  
    #pragma HLS PIPELINE  
    for(...){  
        #pragma HLS UNROLL  
        for(...){ ...  
    }  
}
```

HW functions


Name	Clock Frequency (MHz)
stereoRectify	300
stereoLBM	300
CUSTOM_CV	300



AI Computer Vision with SoC/FPGA

BP&M
Representações


THE
DEVELOPER'S
CONFERENCE



AI Computer Vision with SoC/FPGA

BP&M
Representações

THE
DEVELOPER'S
CONFERENCE



FPGAs - Brave New World

BP&M
Representações

THE
DEVELOPER'S
CONFERENCE



MATLAB®
&SIMULINK®



96Boards.org

yocto ·
PROJECT

VHDL
Very High Speed Integrated Circuit
Hardware Description Language

VERILOG


FFmpeg

OpenCV

gstreamer

TensorFlow

Caffe



THE DEVELOPER'S CONFERENCE